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ABSTRACT 
There is a need among scientists and clinicians for low-
noise, low-power biosignal amplifiers capable of 
amplifying signals in· the mHz to kHz range while 
rejecting large dc offsets generated at the electrode-tissue 
interface. The advent of fully-implantable multielectrode 
arrays has created the need for fully-integrated 
micropower amplifiers. We designed and tested a novel 
bioamplifier that uses a MOS-bipolar pseudo-resistor to 
amplify signals down to the mHz range while rejecting 
large dc offsets. We derive the theoretical noise-power 
tradeoff limit - the noise efficiency factor - for this 
amplifier and demonstrate that our VLSI implementation 
approaches that limit. The resulting amplifier, built in a 
standard 1.5J.lll1 CMOS process, passes signals from 
O.lmHz to 7.2kHz with an input-referred noise of 
2.2~Vrms and a power dissipation of 80~W while 
consuming 0.16mm2 of chip area. 
1. INTRODUCTION 
There is a great demand for technologies that enable 
neuroscientists and clinicians to observe the simultaneous 
activity of large numbers of neurons in the brain. Multi-
electrode neural recordings are becoming standard 
practice in basic neuroscience research, and knowledge 
gained from these studies are beginning to enable clinical 
and neuroprosthetic applications. Recent advances in 
MEMS technology have produced small (less than 4mm in 
any dimension) arrays of microelectrodes containing as 
many as 100 recording sites. "Next generation" neural 
recording systems must be capable of observing 100-1000 
neurons simultaneously, in a fully-implanted unit. 
While integrated electronics have been developed for 
small-scale amplification of the weak bioelectrical signals 
[1]-[9], existing circuits typically have either unacceptable 
noise levels or consume too much power to be fully 
implanted in larger quantities. 
Recording neural signals with fully-integrated, low-
power circuits is challenging. Extracellular neural signals 
have amplitudes of 10-100~V, and typical electrode 
impedances are around 100kQ at 1 kHz. Due to 
electrochemical effects at the electrode-tissue interface, dc 
offsets of 1-2V are common across differential recording 
electrodes. Neural "spikes" contain energy in the 100Hz-
7kHz band, while the energy of local field potentials 
(LFPs) extends below 1Hz. Some existing VLSI 
bioamplifier designs use off-chip capacitors in the nF 
range to obtain a low-frequency cutoff that passes LFP 
signals while rejecting large dc offsets [5],[6],[8],[9]. This 
approach is unfeasible for large numbers of implanted 
electrodes. 
We designed and tested a fully-integrated amplifier 
suitable for recording biological signals from the mHz 
range to 7kHz. The amplifier rejects de offsets at the input 
and offers the best power-noise tradeoff of any biosignal 
amplifier reported. 
2. AMPLIFIER DESIGN 
Figure 1 shows the schematic of our bioamplifier design. 
The midband gain AM is set by C)/C2, and the bandwidth is 
gm/(A~L)' where gm is the transconductance of the 
operational transconductance amplifier (OT A). 
Transistors Ma-Md are MOS-bipolar devices acting as 
"pseudo-resistors". With negative V as, they function as 
diode-connected pMOS devices. With positive Vas, the 
parasitic source-well-drain pnp bipolar transistor is 
activated, and the device acts as a diode-connected bipolar 
[10] (see Figure 2). For small voltages across this device, 
its incremental resistance rinc is extremely high. For lilV1 < 
0.2V, we measured dVId/ > 10100. We use two MOS-
bipolar devices in series to reduce distortion for large 
output signals. The low-frequency cutoff {J)L is given by 
1I(2rincC2). Despite the long time constant, large changes 
in the input cause a large voltage across the MOS-bipolar 
elements, reducing their incremental resistance and giving 
a fast settling time. 
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Figure 2: Measured current-voltage relationship ofMOS-
bipolar element (Ma-Md in Figure I). For low voltages, the 




Figure 3: Schematic of operational transconductance amplifier 
(OT A) used in neural amplifier. 
Figure 3 shows a schematic of the OT A used in the 
bioamplifier. Although the circuit topology is a standard 
design suitable for driving capacitive loads, the sizing of 
the transistors is critical for achieving low noise at low 
current levels. The bias current is set to 81lA, and the 
transistors may operate in either weak or strong inversion 
depending on their WIL ratio. 
Note that transistors M!-Mg have the same dc drain 
current. The input devices M! and M2 are drawn with 
identical sizes, and we denote their transconductance as 
gml and their width-to-length ratio as (WIL)I. Similarly, 
Transistors M3-M6 are the same size (WIL)3 and have 
transconductance gm3. The pMOS current mirror 
transistors M7 and Ms have size (WIL)7 and 
transconductance gm7. 
Analysis of this circuit reveals the input-referred 
thermal noise power to be 
2. = 8kTr [1 + 2 g m3 + g m7 ] V .. ,thenna! 
gmt gmt gmt 
(1) 
If we size our devices such that gm3, gm7 « gmh we can 
minimize the noise contributions of devices M3-MS' This 
can be accomplished by making (WIL)3, (WIL)7 « (WIL)h 
thus pushing devices M3-MS into strong inversion where 
their relative transconductance gmiID decreases as ,I I Fv . 
In practice, we cannot decrease gm3 and gm7 arbitrarily 
without danger of instability. If the total capacitance seen 
by the gate of M3 (or M4) is C3, then the OT A has two 
poles at <Op = gm3/C3. Similarly, there is a pole at gm7/C7 
caused by the pMOS mirror. To ensure stability, these 
pole frequencies must be several times greater than the 
dominant pole, gmi/CL. This criterion becomes easier to 
satisfy as CL is made larger, so it becomes necessary to 
consider area limitations and bandwidth requirements. We 
decreased (WILh and (WIL)7 as much as possible, trading 
off phase margin for lower input-referred noise. 
All transistors must be made as large as possible to 
minimize Iifnoise. However; as devices M3-MS are made 
larger, C3 and C7 increase, leading once again to a reduced 
phase margin. As M! and M2 are made larger, the OT A 
input capacitance increases. This increase in Cin reflects 
more of the OT A noise to the bioamplifier input, so an 
optimum size must be found [11]. 
Since we are interested in minimizing noise within a 
strict power budget, we must consider the tradeoff 
between power and noise. The noise efficiency factor 
(NEF) introduced in [5] quantifies this tradeoff: 
NEF = V ' 2//0 / 
... rms n. U r . 4kT. BW 
(2) 
where Vni,rms is the input-referred rms noise .voltage, I/o/ is 
the total amplifier supply current, Ur is the thermal voltage 
kTlq, and BW is the amplifier bandwidth. An amplifier 
using a single bipolar transistor (with no Iifnoise) has an 
NEF of one; all practical circuits have higher values. 
Substituting the expression for amplifier thermal noise 
(1) integrated across the bandwidth BW into (2) and 
assuming gm3, gm7 « gmh we find 
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NEF = 2yI/o/ = ~(ID1) 
Urg m1 Ur gml 
where 1Dl is the drain current through M" which is one 
fourth of the total amplifier supply current. From this 
expression, it is clear that if we wish to minimize the NEF, 
we must maximize the relative transconductance gm11D of 
the input devices Ml and M2• In weak inversion, gm11D 
reaches its maximum value of IdUr, so we make (WIL), 
very large to ensure subthreshold operation with microamp 
current levels. Using a more accurate model for thermal 
noise valid in weak inversion [12] yields . 
NEF = _4_( I Dl ) 
/(U r gml 
where /( is the subthreshold gate coupling coefficient. 
In weak inversion, the expression for NEF reduces to 
NEF = r:; == 2.9 (3) 
assuming a typical value of /(= 0.7. This is the theoretical 
NEF limit for an amplifier with this circuit topology 
constructed from MOS transistors. In practice, the NEF 
will be limited by constraints on gm3 and gm7 as discussed 
above, and by lifnoise. 
3. EXPERIMENTAL RESULTS 
We fabricated the amplifier in a l.511m 2-poly 
commercially-available CMOS process. We designed the 
amplifier for a gain of 100, setting C, to 20pF and C2 to 
200tF. Figure 4 shows the measured amplifier transfer 
function from 0.7Hz to 50kHz. The midband gain is 
39.5dB, which is slightly lower than our design 
specification of 40dB. This discrepancy is likely caused 
by fringing fields on the small C2 capacitors, yielding a 
larger capacitance than drawn. Figure 5 shows the output 
of the amplifier in response to a O.006Hz square wave. 
(Note that the time scale is in units of seconds.) Based on 
the slow adaptation of the output, we estimate the low-
frequency cutofffL to be approximately O.lmBz. 
Figure 6 shows the measured input-referred noise 
power spectral density (PSD). The thermal noise power is 
21 nV/JHz. and the lif noise comer occurs at 100Hz. 
Integration under this curve yields an rms noise voltage of 
2.211Vrms. This noise measurement was confirmed by 
recording the output noise waveform and dividing by the 
gain to generate an input-referred noise waveform whose 
rms value is 2.211Vrms (see Figure 7). 
Table I summarizes these and other measurements 
along with simulation results. Our simulated noise levels 
exceeded measurement due to conservative estimates of 
IIf noise coefficients. The NEF of our amplifier is 4.0, 
which is near the theoretical limit of2.9 calculated in (3). 
Distortion stays below 1 % THD for inputs less than 
16.7mV peak-to-peak (larger than typical extracellular 
neural signals). If we calculate dynamic range assuming a 
distortion limit of I % (a conservative definition), our 
dynamic range is 69dB. Crosstalk was measured between 
amplifiers adjacent on the chip, and was -64dB or less. 
Figure 8 shows the power-noise performance of our 
amplifier compared with estimated NEF values from 
previously published bioamplifiers [1 ]-[9]. The amplifier 
presented here exhibits a better NEF than existing designs. 
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Figure 4: Measured transfer function of amplifier. Midband 
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Figure 5: Amplifier response to low-frequency square wave. 
Based on the decay, we estimate the high-pass cutoff frequency 
.h to be approximately O.lmHz. Note time scale is in seconds. 
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Figure 6: Measured amplifier input-referred noise power 
spectral density. Integration under this curve yields an rms noise 
voltage of2.2IlVrms. 
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Figure 7: Measured amplifier input-referred noise (i.e., output 
noise divided by amplifier gain). The rms value is 2.2IlV, which 
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Figure 8: Supply current vs. normalized noise for amplifiers in 
[1]-[9] (circles) and the amplifier described in this paper 
(triangle). Lines indicate constant NEF contours. 
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